Description
- The 74LS273 features eight D-type flip-flops with individual data inputs (D), a shared clock input (CLK), and an active-low reset input (CLR).
- Data on each D input is transferred to the corresponding output (Q) on the rising edge of the clock pulse.
- The flip-flops can be asynchronously reset by asserting the reset input low, which sets all outputs to low (0).
- This IC is ideal for applications such as data storage, buffer registers, or for capturing synchronized data in digital systems.
There are no reviews yet.