Description
The 74LS175 consists of four positive-edge-triggered D-type flip-flops with a common clock input and separate D inputs for each flip-flop. The output of each flip-flop is available in both true (Q) and complement (QÌ…) forms. Data is transferred from the D input to the Q output on the rising edge of the clock pulse. The IC also has a master reset (MR) that asynchronously clears all the flip-flops.
There are no reviews yet.