, ,

74HC73 Dual J-K Negative-Edge-Triggered Flip-Flops IC (7473) DIP-14 Package

Availability:

25 In stock


Note: Any order placed will take 15 days for dispatch.

45.00 (excluding 18% GST)

25 In stock

Compare

Description

The 74HC73 consists of two J-K flip-flops, each with independent J, K, clock (CLK), preset (PRE), and clear (CLR) inputs. The outputs can toggle, set, reset, or hold the state depending on the input conditions. The negative-edge triggering ensures that state changes occur on the falling edge of the clock pulse, which is particularly useful in timing-sensitive digital circuits.

Features

  • Dual J-K Flip-Flops: Contains two independent J-K flip-flops in a single IC.
  • Negative-Edge Triggering: State changes occur on the falling edge of the clock signal.
  • Preset and Clear Inputs: Asynchronous control inputs that allow direct setting or resetting of the flip-flop state, independent of the clock.
  • Toggle Mode: The flip-flop toggles its output when both J and K inputs are high.
  • High-Speed Operation: Part of the 74HC series, known for high-speed performance due to CMOS technology.
  • Low Power Consumption: CMOS technology ensures low power usage, ideal for battery-powered devices.

Specifications

  • Logic Family: HC (High-Speed CMOS)
  • Number of Flip-Flops: 2 (Dual)
  • Operating Voltage: 2V to 6V
  • Max Clock Frequency: Typically up to 55 MHz at 5V
  • Input Levels: Compatible with both CMOS and TTL logic levels
  • Output Drive Capability: Can source or sink up to 4 mA at 5V
  • Pin Configuration: DIP-14 package for easy PCB integration
  • Temperature Range: -40°C to +85°C (suitable for industrial-grade applications)

Note

* Product Images are shown for illustrative purposes only and may differ from actual product

Based on 0 reviews

0.0 overall
0
0
0
0
0

Be the first to review “74HC73 Dual J-K Negative-Edge-Triggered Flip-Flops IC (7473) DIP-14 Package”

11 − five =

There are no reviews yet.

0
    0
    Your Cart
    Your cart is emptyReturn to Shop